chiranthsiddappa / caf_verilog
90%
master: 90%

LAST BUILD BRANCH: prepend-keys
DEFAULT BRANCH: master
Repo Added
Files 30
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

LAST BUILD ON BRANCH unconnected-fix
branch: unconnected-fix
CHANGE BRANCH
x

181

push

travis-ci-com

Chiranth Siddappa 
Connecting unconnected wire; still unused

873 of 966 relevant lines covered (90.37%)

0.91 hits per line

Relevant lines Covered
966 RELEVANT LINES 873 COVERED LINES
0.91 HITS PER LINE
Source Files on unconnected-fix
Coverage ∆ File Lines Relevant Covered Missed Hits/Line

Recent builds

Builds Branch Commit Type Ran Committer Via Coverage
181 unconnected-fix Connecting unconnected wire; still unused push Chiranth Siddappa travis-ci-com pending completion  
See All Builds (140)