chiranthsiddappa / caf_verilog
76%
master: 90%

LAST BUILD BRANCH: prepend-keys
DEFAULT BRANCH: master
Repo Added
Files 30
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

LAST BUILD ON BRANCH sig-gen
branch: sig-gen
CHANGE BRANCH
x

45

push

travis-ci-com

Chiranth Siddappa 
Manual merge to add other example

284 of 376 relevant lines covered (75.53%)

1.51 hits per line

Relevant lines Covered
376 RELEVANT LINES 284 COVERED LINES
1.51 HITS PER LINE
Source Files on sig-gen
Coverage ∆ File Lines Relevant Covered Missed Hits/Line

Recent builds

Builds Branch Commit Type Ran Committer Via Coverage
45 sig-gen Manual merge to add other example push Chiranth Siddappa travis-ci-com pending completion  
See All Builds (140)