leonardt / silica
68%
master: 74%

LAST BUILD BRANCH: jtag2
DEFAULT BRANCH: master
Repo Added
Files 36
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

LAST BUILD ON BRANCH verilog_fix
branch: verilog_fix
CHANGE BRANCH
x

337

Pull #18

travis-ci

web-flow 
couple of minor fixes. send_cnt was not being initialized in one of them
Pull Request #18: Verilog fix

1662 of 2427 relevant lines covered (68.48%)

0.68 hits per line

Relevant lines Covered
2427 RELEVANT LINES 1662 COVERED LINES
0.68 HITS PER LINE
Source Files on verilog_fix
Coverage ∆ File Lines Relevant Covered Missed Hits/Line

Recent builds

Builds Branch Commit Type Ran Committer Via Coverage
337 verilog_fix couple of minor fixes. send_cnt was not being initialized in one of them Pull #18 web-flow travis-ci pending completion  
336 verilog_fix couple of minor fixes. send_cnt was not being initialized in one of them push rdaly525 travis-ci pending completion  
335 verilog_fix cleaned up verilog to explicitly indicate constant bitwidths. used single bit when adding 1. push rdaly525 travis-ci pending completion  
See All Builds (155)