• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

leonardt / silica
69%
master: 74%

Build:
Build:
LAST BUILD BRANCH: jtag2
DEFAULT BRANCH: master
Repo Added 03 Oct 2018 09:08PM UTC
Files 36
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

LAST BUILD ON BRANCH function
branch: function
CHANGE BRANCH
x
Reset
  • function
  • SSA
  • ac_channel
  • channel-macros
  • desugar
  • fun-sig-master
  • jtag2
  • master
  • new-ssa
  • optimize
  • patch-ssa
  • path-based-synthesis
  • tap
  • tap_verilog
  • uart-shift
  • verilog-backend
  • verilog_fix
  • wire-syntax
  • xmodem

pending completion
372

push

travis-ci

leonardt
Fix requirements.txt syntax

1841 of 2654 relevant lines covered (69.37%)

0.69 hits per line

Relevant lines Covered
Build:
Build:
2654 RELEVANT LINES 1841 COVERED LINES
0.69 HITS PER LINE
Source Files on function
Detailed source file information is not available for this build.

Recent builds

Builds Branch Commit Type Ran Committer Via Coverage
372 function Fix requirements.txt syntax push 14 Dec 2018 11:42PM UTC leonardt travis-ci pending completion  
373 function Fix requirements.txt syntax Pull #21 14 Dec 2018 11:38PM UTC web-flow travis-ci pending completion  
See All Builds (155)
  • Repo on GitHub
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2025 Coveralls, Inc