nickg / nvc
92%

DEFAULT BRANCH: master
Repo Added
Files 104
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

LAST BUILD ON BRANCH master
branch: SELECT
CHANGE BRANCH
x

coverage: 92.285% (-0.003%) from 92.288%
27835869298

push

github

nickg 
Allow specifying multiple plusargs in testlist.txt

79210 of 85832 relevant lines covered (92.28%)

641334.7 hits per line

Relevant lines Covered
85832 RELEVANT LINES 79210 COVERED LINES
641334.7 HITS PER LINE
Source Files on master

Recent builds

Builds Branch Commit Type Ran Committer Via Coverage
27835869298 master Allow specifying multiple plusargs in testlist.txt push nickg github
92.28
27813460174 test Allow specifying multiple plusargs in testlist.txt push nickg github
92.28
27744245691 master Do not expand include inside false ifdef push nickg github
92.29
27743617187 test Do not expand `include inside false `ifdef push nickg github
92.29
27742694832 master Allow $ceil system function in constant expressions Issue #1583 push nickg github
92.29
27720974509 master Rewrite Verilog wait statements with a loop push nickg github
92.29
27719808962 test Rewrite Verilog wait statements with a loop push nickg github
92.29
27715404635 master Fix assertion failure running OSVVM tests on debug build push nickg github
92.29
27681003248 master Constant folding for Verilog wide vector comparison push nickg github
92.29
27680015718 test Constant folding for Verilog wide vector comparison push nickg github
92.29
See All Builds (4287)