nickg / nvc
92%
master: 92%

LAST BUILD BRANCH: issue-1569
DEFAULT BRANCH: master
Repo Added
Files 103
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

LAST BUILD ON BRANCH test
branch: test
CHANGE BRANCH
x

coverage: 92.118% (+0.001%) from 92.117%
28849181889

push

github

nickg 
Fix crash after mis-parsed continuous assignment

4 of 4 new or added lines in 1 file covered. (100.0%)

2 existing lines in 1 file now uncovered.

79763 of 86588 relevant lines covered (92.12%)

661818.86 hits per line

Relevant lines Covered
86588 RELEVANT LINES 79763 COVERED LINES
661818.86 HITS PER LINE
Source Files on test

Recent builds

Builds Branch Commit Type Ran Committer Via Coverage
28849181889 test Fix crash after mis-parsed continuous assignment push nickg github
92.12
28817751394 test Implement Verilog disable statements for sequential blocks push nickg github
92.11
28774546513 test Parse external name in prefix of selected or indexed name push nickg github
92.11
28753977200 test Check for constant aggregate bounds before evaluating push nickg github
92.11
28747220472 test Do not copy unrelated trees for component instances push nickg github
92.12
28741067215 test Handle calls between Verilog constant functions push nickg github
92.12
28699439234 test More fixes for Verilog expression width propagation push nickg github
92.11
28650306299 test Fix inconsistent sign extension for wide vectors push nickg github
92.29
28649461078 test Handle wide vector negation push nickg github
92.29
28619668285 test Handle NaN and infinities in $itor and $rtoi push nickg github
92.29
See All Builds (4337)