nickg / nvc
92%
master: 92%

LAST BUILD BRANCH: mul_add_speed
DEFAULT BRANCH: master
Repo Added
Files 101
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

LAST BUILD ON BRANCH test
branch: test
CHANGE BRANCH
x

coverage: 92.41% (+0.002%) from 92.408%
24070917474

push

github

nickg 
Missing runtime bounds check for scalar subtypes

2 of 2 new or added lines in 1 file covered. (100.0%)

76227 of 82488 relevant lines covered (92.41%)

604356.51 hits per line

Relevant lines Covered
82488 RELEVANT LINES 76227 COVERED LINES
604356.51 HITS PER LINE
Source Files on test

Recent builds

Builds Branch Commit Type Ran Committer Via Coverage
24070917474 test Missing runtime bounds check for scalar subtypes push nickg github
92.41
24029835889 test Support Verilog macros with arguments push nickg github
92.41
24027906706 test Fix regression parsing positional generic type actual push nickg github
92.41
23998000903 test Refactor parsing of association lists push nickg github
92.42
23987536310 test Refactor parsing of association lists push nickg github
92.42
23974006893 test Refactor parsing of selected names push nickg github
92.42
23962795079 test Refactor parsing of selected names push nickg github
92.41
23888857079 test Add Verilog modules to VHPI information model push nickg github
92.38
23732985383 test Handle localparams in vlog_size push nickg github
92.38
23718753277 test Handle concatenation in Verilog constant expressions push nickg github
92.38
See All Builds (4072)