leonardt / verilogAST-cpp

100%

master: 98%

LAST BUILD ON BRANCH vector-decl

branch: vector-decl

CHANGE BRANCH

x

Reset

• vector-decl
• master
• parameters
• const-expr
• always
• parameterized-test
• comment
• module-str-body
• string
• default-num-tostr
• unique-ptr
• concat
• 0.0.1
• 0.0.2
• 0.0.3
• 0.0.4
• 0.0.5
• 0.0.7
• 0.0.8
• 0.0.9
• 0.0.10
• 0.0.11
• 0.0.12
• 0.0.15
• 0.0.16
• 0.0.17
• 0.0.18
• 0.0.23
• 0.0.13
• 0.0.14
• v0.0.19
• 0.0.20
• 0.0.22
• functions
• compare
• logical-binops
• radix-constructor
• disable-escape
• replicate
• enable-escape
• transformer
• inline-assigns
• copy-constructors
• inline-verilog-node
• comment-contents
• slice-expr
• transform-inline-verilog
• hotfix-assign-inliner
• linebreaks
• expr-comment
• order-ports
• inline-wire-blacklist
• add-concat-coalescer-transformer
• attribute
• fix-corier-853
• inline-verilog-symbol-map
• always-codegen-size
• cast-operator
• slice-index
• add-full-install
• if
• default-radix
• blacklist-slice-inline
• add-zext-coalescer-transformer
• inline-slice-id
• nd-vector
• vector-param
• inline-index-then-slice
• nested-index
• fix-inline-slice-logic
• prevent-inline-into-module-instance
• blacklist-module-instance
• fix-inline-logic-multiple-assign
• prevent-inlining-num-literal
• simplify-regex

Build # 108

Build Type

Pull #15

travis-ci-com

Committed by web-flow

Commit Message

Support index/slice in declarations

Pull Request Pull Request #15: Separate port/wire/reg declaration from slicing

Run Details

22 of 22 new or added lines in 2 files covered. (100.0%)

317 of 317 relevant lines covered (100.0%)

11.6 hits per line