SystemRDL / PeakRDL-regblock / 15499917447

Builds Branch Commit Type Ran Committer Via Coverage
15499917447 main Update internal_protocol.rst (#145) push web-flow github
94.64
15119070730 main Switch docs theme push amykyta3 github
94.64
15061227128 v1.1.0 Update version push amykyta3 github
94.64
15061186496 main Update version push amykyta3 github
94.64
15049466380 main Add signed/fixedpoint properties (#140) * declared intwidth, fracwidth, and is_signed UDPs * fix boolean type name in UDP definition * generate hwif fields with fixedpoint indices * make "counter" and "encode" properties mutualy exclusive with... push web-flow github
94.64
15037150832 dev/fixedpoint Merge d43eaaf09 into 62f66fb7f Pull #140 web-flow github
94.64
14875458433 dev/fixedpoint Merge 5ec839c84 into 62f66fb7f Pull #140 web-flow github
94.69
14800759656 main Add xref to VHDL fork push amykyta3 github
94.58
14800736706 main Add xref to VHDL fork push amykyta3 github
94.57
14416630713 main Fix classifier push amykyta3 github
94.57
14416612250 v1.0.0 Re-enable xsim for testcases. Works better in Vivado 2024.2 push amykyta3 github
94.57
14416544947 main Re-enable xsim for testcases. Works better in Vivado 2024.2 push amykyta3 github
94.58
14416172904 main Increment version push amykyta3 github
94.57
14416079320 main Add simulation-time width assertions to SV interfaces. #128 push amykyta3 github
94.57
14396139085 main Add user parameters to regblock package. #112 push amykyta3 github
94.56