• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 18632717154 / 1
92%
master: 92%

Build:
Build:
LAST BUILD BRANCH: macrodef
DEFAULT BRANCH: master
Ran 19 Oct 2025 04:04PM UTC
Files 100
Run time 3s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

19 Oct 2025 03:54PM UTC coverage: 92.58% (+0.004%) from 92.576%
18632717154.1

push

github

nickg
Constant fold Verilog binary and/or/xor

74743 of 80733 relevant lines covered (92.58%)

461652.77 hits per line

Source Files on job 18632717154.1
  • Tree
  • List 100
  • Changed 3
  • Source Changed 0
  • Coverage Changed 3
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 18632717154
  • 744099fb on github
  • Prev Job for on test (#18629683662.1)
  • Next Job for on test (#18632896339.1)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc