• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 18632717154
93%
master: 93%

Build:
Build:
LAST BUILD BRANCH: random-initialization
DEFAULT BRANCH: master
Ran 19 Oct 2025 04:04PM UTC
Jobs 1
Files 100
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

19 Oct 2025 03:54PM UTC coverage: 92.58% (+0.004%) from 92.576%
18632717154

push

github

nickg
Constant fold Verilog binary and/or/xor

51 of 51 new or added lines in 2 files covered. (100.0%)

23 existing lines in 1 file now uncovered.

74743 of 80733 relevant lines covered (92.58%)

461652.77 hits per line

Uncovered Existing Lines

Lines Coverage ∆ File
23
96.2
-0.02% src/vlog/vlog-parse.c
Jobs
ID Job ID Ran Files Coverage
1 18632717154.1 19 Oct 2025 04:04PM UTC 100
92.58
GitHub Action Run
Source Files on build 18632717154
  • Tree
  • List 100
  • Changed 3
  • Source Changed 0
  • Coverage Changed 3
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • 744099fb on github
  • Prev Build on test (#18629683662)
  • Next Build on test (#18632896339)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc