• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 18632896339 / 1
93%
master: 93%

Build:
Build:
LAST BUILD BRANCH: random-initialization
DEFAULT BRANCH: master
Ran 19 Oct 2025 04:20PM UTC
Files 100
Run time 4s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

19 Oct 2025 04:10PM UTC coverage: 92.581% (+0.001%) from 92.58%
18632896339.1

push

github

nickg
Constant fold Verilog binary and/or/xor

74754 of 80744 relevant lines covered (92.58%)

461084.85 hits per line

Source Files on job 18632896339.1
  • Tree
  • List 100
  • Changed 1
  • Source Changed 0
  • Coverage Changed 1
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 18632896339
  • 9d3eb75d on github
  • Prev Job for on test (#18632717154.1)
  • Next Job for on test (#18660599559.1)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc