• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 23163104024
92%
master: 92%

Build:
Build:
LAST BUILD BRANCH: test
DEFAULT BRANCH: master
Ran 16 Mar 2026 08:04PM UTC
Jobs 1
Files 102
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

16 Mar 2026 07:48PM UTC coverage: 92.479% (-0.003%) from 92.482%
23163104024

push

github

nickg
Correct size and sign extension rules for Verilog case statement

83 of 87 new or added lines in 4 files covered. (95.4%)

8 existing lines in 4 files now uncovered.

77857 of 84189 relevant lines covered (92.48%)

435065.83 hits per line

New Missed Lines in Diff

Lines Coverage ∆ File
1
93.34
0.0% src/jit/jit-core.c
3
97.8
-0.08% src/jit/jit-irgen.c

Uncovered Existing Lines

Lines Coverage ∆ File
1
88.3
-0.14% src/jit/jit-interp.c
2
97.73
-0.11% src/mir/mir-node.c
2
97.11
-0.36% src/mir/mir-optim.c
3
92.87
0.17% src/vlog/vlog-lower.c
Jobs
ID Job ID Ran Files Coverage
1 23163104024.1 16 Mar 2026 08:04PM UTC 102
92.48
GitHub Action Run
Source Files on build 23163104024
  • Tree
  • List 102
  • Changed 5
  • Source Changed 0
  • Coverage Changed 5
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • 6762bc53 on github
  • Prev Build on master (#23118931863)
  • Next Build on test (#23185851492)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc