• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 24927520513 / 1
92%
master: 92%

Build:
DEFAULT BRANCH: master
Ran 25 Apr 2026 09:24AM UTC
Files 103
Run time 3s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

25 Apr 2026 08:55AM UTC coverage: 92.199% (-0.007%) from 92.206%
24927520513.1

push

github

nickg
Avoid division by zero when simplifying Verilog expression

77119 of 83644 relevant lines covered (92.2%)

589801.81 hits per line

Source Files on job 24927520513.1
  • Tree
  • List 103
  • Changed 6
  • Source Changed 0
  • Coverage Changed 6
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 24927520513
  • 57bec070 on github
  • Prev Job for on master (#24910867536.1)
  • Next Job for on master (#25143733524.1)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc