• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 23186320325 / 1
92%
master: 92%

Build:
DEFAULT BRANCH: master
Ran 17 Mar 2026 09:10AM UTC
Files 102
Run time 4s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

17 Mar 2026 09:00AM UTC coverage: 92.484% (+0.003%) from 92.481%
23186320325.1

push

github

nickg
Correct size and sign extension rules for Verilog case statement

77868 of 84196 relevant lines covered (92.48%)

443248.57 hits per line

Source Files on job 23186320325.1
  • Tree
  • List 102
  • Changed 3
  • Source Changed 0
  • Coverage Changed 3
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 23186320325
  • 6ceefac1 on github
  • Prev Job for on master (#23163718996.1)
  • Next Job for on master (#23269798767.1)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc