nickg / nvc / 23185851492 / 1
92%
master: 92%

LAST BUILD BRANCH: test
DEFAULT BRANCH: master
Ran
Files 102
Run time 4s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst
coverage: 92.484% (+0.003%) from 92.481%
23185851492.1

push

github

nickg 
Correct size and sign extension rules for Verilog case statement

77868 of 84196 relevant lines covered (92.48%)

426660.67 hits per line

Source Files on job 23185851492.1