• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 22824402361 / 1
92%
master: 92%

Build:
Build:
LAST BUILD BRANCH: test
DEFAULT BRANCH: master
Ran 08 Mar 2026 03:57PM UTC
Files 102
Run time 3s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

08 Mar 2026 03:47PM UTC coverage: 92.495% (+0.01%) from 92.481%
22824402361.1

push

github

nickg
Handle cycles in Verilog nets

77659 of 83960 relevant lines covered (92.5%)

443552.33 hits per line

Source Files on job 22824402361.1
  • Tree
  • List 102
  • Changed 5
  • Source Changed 0
  • Coverage Changed 5
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 22824402361
  • a5e03521 on github
  • Prev Job for on test (#22821169457.1)
  • Next Job for on test (#22825144878.1)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc