• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 20742323211 / 1
93%
master: 93%

Build:
Build:
LAST BUILD BRANCH: test
DEFAULT BRANCH: master
Ran 06 Jan 2026 08:24AM UTC
Files 101
Run time 12s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

06 Jan 2026 08:14AM UTC coverage: 92.595% (+0.003%) from 92.592%
20742323211.1

push

github

nickg
Parse Verilog pulse control specparams

75992 of 82069 relevant lines covered (92.6%)

466163.16 hits per line

Source Files on job 20742323211.1
  • Tree
  • List 101
  • Changed 4
  • Source Changed 0
  • Coverage Changed 4
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 20742323211
  • b39192c2 on github
  • Prev Job for on test (#20682185998.1)
  • Next Job for on test (#20776929426.1)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc