• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 20081005080 / 1
93%
master: 93%

Build:
DEFAULT BRANCH: master
Ran 09 Dec 2025 10:57PM UTC
Files 100
Run time 6s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

09 Dec 2025 10:46PM UTC coverage: 92.605% (-0.003%) from 92.608%
20081005080.1

push

github

nickg
Code generation for Verilog exponentiation operator

75398 of 81419 relevant lines covered (92.6%)

416326.9 hits per line

Source Files on job 20081005080.1
  • Tree
  • List 100
  • Changed 4
  • Source Changed 0
  • Coverage Changed 4
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 20081005080
  • 8b295247 on github
  • Prev Job for on master (#20023072702.1)
  • Next Job for on master (#20116838939.1)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2025 Coveralls, Inc