• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 19747650187 / 1
93%
master: 93%

Build:
DEFAULT BRANCH: master
Ran 27 Nov 2025 09:05PM UTC
Files 100
Run time 4s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

27 Nov 2025 08:25AM UTC coverage: 92.555% (-0.01%) from 92.565%
19747650187.1

push

github

nickg
Handle unary operations on Verilog reals

75233 of 81285 relevant lines covered (92.55%)

458028.73 hits per line

Source Files on job 19747650187.1
  • Tree
  • List 100
  • Changed 4
  • Source Changed 0
  • Coverage Changed 4
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 19747650187
  • 217e249d on github
  • Prev Job for on master (#19663861719.1)
  • Next Job for on master (#19798036146.1)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc