• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 19747650187
93%

Build:
DEFAULT BRANCH: master
Ran 27 Nov 2025 09:05PM UTC
Jobs 1
Files 100
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

27 Nov 2025 08:25AM UTC coverage: 92.555% (-0.01%) from 92.565%
19747650187

push

github

nickg
Handle unary operations on Verilog reals

22 of 27 new or added lines in 1 file covered. (81.48%)

226 existing lines in 4 files now uncovered.

75233 of 81285 relevant lines covered (92.55%)

458028.73 hits per line

New Missed Lines in Diff

Lines Coverage ∆ File
5
94.14
-0.07% src/vlog/vlog-lower.c

Uncovered Existing Lines

Lines Coverage ∆ File
22
88.57
0.0% src/scan.c
23
95.29
-0.2% src/lexer.l
53
94.14
-0.07% src/vlog/vlog-lower.c
128
95.99
-0.22% src/vlog/vlog-parse.c
Jobs
ID Job ID Ran Files Coverage
1 19747650187.1 27 Nov 2025 09:05PM UTC 100
92.55
GitHub Action Run
Source Files on build 19747650187
  • Tree
  • List 100
  • Changed 4
  • Source Changed 0
  • Coverage Changed 4
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • 217e249d on github
  • Prev Build on master (#19663861719)
  • Next Build on master (#19798036146)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc