• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 17415665085 / 1
93%
master: 93%

Build:
DEFAULT BRANCH: master
Ran 02 Sep 2025 09:03PM UTC
Files 99
Run time 4s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

02 Sep 2025 08:30PM UTC coverage: 92.625% (+0.001%) from 92.624%
17415665085.1

push

github

nickg
Handle Verilog `include directive in preprocessor

73035 of 78850 relevant lines covered (92.63%)

590087.71 hits per line

Source Files on job 17415665085.1
  • Tree
  • List 99
  • Changed 7
  • Source Changed 0
  • Coverage Changed 7
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 17415665085
  • 0dbd8d54 on github
  • Prev Job for on master (#17359993468.1)
  • Next Job for on master (#17430024555.1)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc