nickg / nvc / 17359855326 / 1
93%
master: 93%

LAST BUILD BRANCH: test
DEFAULT BRANCH: master
Ran
Files 99
Run time 4s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst
coverage: 92.624% (-0.02%) from 92.64%
17359855326.1

push

github

nickg 
Short-circuiting for Verilog && and || operators

72919 of 78726 relevant lines covered (92.62%)

574206.0 hits per line

Source Files on job 17359855326.1