• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 17107590466 / 1
93%
master: 93%

Build:
DEFAULT BRANCH: master
Ran 20 Aug 2025 07:06PM UTC
Files 98
Run time 5s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

20 Aug 2025 06:33PM UTC coverage: 92.57% (-0.002%) from 92.572%
17107590466.1

push

github

nickg
Handle more Verilog unary reduction operators

72358 of 78166 relevant lines covered (92.57%)

563976.34 hits per line

Source Files on job 17107590466.1
  • Tree
  • List 98
  • Changed 6
  • Source Changed 0
  • Coverage Changed 6
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 17107590466
  • 145be767 on github
  • Prev Job for on master (#17092568961.1)
  • Next Job for on master (#17138368892.1)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc