• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 16672560352 / 1
93%
master: 93%

Build:
DEFAULT BRANCH: master
Ran 01 Aug 2025 10:31AM UTC
Files 99
Run time 206min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

01 Aug 2025 07:59AM UTC coverage: 92.402% (-0.004%) from 92.406%
16672560352.1

push

github

nickg
Implement Verilog casex

72189 of 78125 relevant lines covered (92.4%)

551503.13 hits per line

Source Files on job 16672560352.1
  • Tree
  • List 99
  • Changed 7
  • Source Changed 0
  • Coverage Changed 7
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 16672560352
  • 01ef1bb8 on github
  • Prev Job for on master (#16629796914.1)
  • Next Job for on master (#16693963086.1)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc