• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 16261973045 / 1
93%
master: 93%

Build:
DEFAULT BRANCH: master
Ran 14 Jul 2025 08:43AM UTC
Files 99
Run time 4s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

14 Jul 2025 08:30AM UTC coverage: 92.432% (+0.01%) from 92.422%
16261973045.1

push

github

nickg
Parse Verilog escaped identifiers. Fixes #1237

71673 of 77541 relevant lines covered (92.43%)

564667.31 hits per line

Source Files on job 16261973045.1
  • Tree
  • List 99
  • Changed 7
  • Source Changed 0
  • Coverage Changed 7
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 16261973045
  • 18f643a9 on github
  • Prev Job for on master (#16247703234.1)
  • Next Job for on master (#16327765883.1)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc