• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 16021134934 / 1
93%
master: 93%

Build:
Build:
LAST BUILD BRANCH: v1.19-branch
DEFAULT BRANCH: master
Ran 02 Jul 2025 09:28AM UTC
Files 98
Run time 5s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

02 Jul 2025 09:15AM UTC coverage: 92.273% (+0.004%) from 92.269%
16021134934.1

push

github

nickg
Lower Verilog pre-increment and bit-select in sensitivity list

70690 of 76610 relevant lines covered (92.27%)

562009.36 hits per line

Source Files on job 16021134934.1
  • Tree
  • List 98
  • Changed 5
  • Source Changed 0
  • Coverage Changed 5
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 16021134934
  • 25a2e859 on github
  • Prev Job for on test (#16020164833.1)
  • Next Job for on test (#16033053799.1)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc