• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 15956996550 / 1
93%
master: 93%

Build:
DEFAULT BRANCH: master
Ran 29 Jun 2025 04:16PM UTC
Files 98
Run time 5s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

29 Jun 2025 03:30PM UTC coverage: 92.242% (+0.005%) from 92.237%
15956996550.1

push

github

nickg
Parse a few miscellaneous Verilog operators and net types

70389 of 76309 relevant lines covered (92.24%)

570486.04 hits per line

Source Files on job 15956996550.1
  • Tree
  • List 98
  • Changed 4
  • Source Changed 0
  • Coverage Changed 4
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 15956996550
  • 17abf270 on github
  • Prev Job for on master (#15956343313.1)
  • Next Job for on master (#15957592848.1)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc