• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 15956996550
93%

Build:
DEFAULT BRANCH: master
Ran 29 Jun 2025 04:16PM UTC
Jobs 1
Files 98
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

29 Jun 2025 03:30PM UTC coverage: 92.242% (+0.005%) from 92.237%
15956996550

push

github

nickg
Parse a few miscellaneous Verilog operators and net types

44 of 47 new or added lines in 2 files covered. (93.62%)

112 existing lines in 4 files now uncovered.

70389 of 76309 relevant lines covered (92.24%)

570486.04 hits per line

New Missed Lines in Diff

Lines Coverage ∆ File
1
95.08
-0.12% src/lexer.l
2
95.71
0.11% src/vlog/vlog-parse.c

Uncovered Existing Lines

Lines Coverage ∆ File
2
95.55
0.0% src/vlog/vlog-sem.c
4
98.19
0.0% src/vlog/vlog-node.c
8
95.08
-0.12% src/lexer.l
98
95.71
0.11% src/vlog/vlog-parse.c
Jobs
ID Job ID Ran Files Coverage
1 15956996550.1 29 Jun 2025 04:16PM UTC 98
92.24
GitHub Action Run
Source Files on build 15956996550
  • Tree
  • List 98
  • Changed 4
  • Source Changed 0
  • Coverage Changed 4
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • 17abf270 on github
  • Prev Build on master (#15956343313)
  • Next Build on master (#15957592848)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc