• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 8807639843 / 1
93%
master: 93%

Build:
Build:
LAST BUILD BRANCH: random-initialization
DEFAULT BRANCH: master
Ran 23 Apr 2024 09:56PM UTC
Files 79
Run time 3s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

23 Apr 2024 09:46PM UTC coverage: 91.681% (+0.003%) from 91.678%
8807639843.1

push

github

nickg
Verilog "forever" loops

53561 of 58421 relevant lines covered (91.68%)

656799.98 hits per line

Source Files on job 8807639843.1
  • Tree
  • List 0
  • Changed 54
  • Source Changed 0
  • Coverage Changed 6
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 8807639843
  • 51ba06dd on github
  • Prev Job for on test (#8806266185.1)
  • Next Job for on test (#8822357105.1)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc