nickg / nvc / 8766387031 / 1
93%
master: 93%

LAST BUILD BRANCH: random-initialization
DEFAULT BRANCH: master
Ran
Files 79
Run time 2s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst
coverage: 91.638% (+0.04%) from 91.603%
8766387031.1

push

github

nickg 
Lowering for delays in Verilog procedural assignments

53471 of 58350 relevant lines covered (91.64%)

654662.69 hits per line

Source Files on job 8766387031.1