• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 6474022552 / 1
93%
master: 93%

Build:
Build:
LAST BUILD BRANCH: test
DEFAULT BRANCH: master
Ran 10 Oct 2023 07:55PM UTC
Files 69
Run time 3s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

10 Oct 2023 07:38PM UTC coverage: 91.136% (-0.03%) from 91.161%
6474022552.1

push

github

nickg
Verilog continuous assignment and binary "&"

48876 of 53630 relevant lines covered (91.14%)

584505.86 hits per line

Source Files on job 6474022552.1
  • Tree
  • List 69
  • Changed 53
  • Source Changed 0
  • Coverage Changed 8
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 6474022552
  • 2b3e08b3 on github
  • Prev Job for on test (#6440647996.1)
  • Next Job for on test (#6500046901.1)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc