• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

SystemRDL / PeakRDL-regblock-vhdl
92%

Build:
DEFAULT BRANCH: main
Repo Added 24 Apr 2025 01:14PM UTC
Files 46
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

LAST BUILD ON BRANCH main
branch: main
CHANGE BRANCH
x
Reset
  • main
  • dev/LGPLv3
  • dev/synth-tests
  • dev/update-docs
  • dev/workflow-fixes
  • fix-ro-singlebit-storageless
  • single2slice
  • skiprwexternal
  • v1.0.0.0+vhdl
  • v1.0.0.1+vhdl
  • v1.0.0.2+vhdl
  • v1.0.0.3+vhdl
  • v1.1.0.0+vhdl
  • v1.1.1.0+vhdl
  • v1.2.0.0+vhdl

28 Dec 2025 04:38PM UTC coverage: 92.15% (-0.05%) from 92.2%
20556698586

push

github

darsor
fix read-buffered signed/fixedpoint fields

855 of 992 branches covered (86.19%)

Branch coverage included in aggregate %.

3066 of 3263 relevant lines covered (93.96%)

6.58 hits per line

Relevant lines Covered
Build:
Build:
3263 RELEVANT LINES 3066 COVERED LINES
6.58 HITS PER LINE
Source Files on main
  • Tree
  • List 46
  • Changed 3
  • Source Changed 0
  • Coverage Changed 3
Coverage ∆ File Lines Relevant Covered Missed Hits/Line Branch Hits Branch Misses

Recent builds

Builds Branch Commit Type Ran Committer Via Coverage
20556698586 main fix read-buffered signed/fixedpoint fields push 28 Dec 2025 04:47PM UTC darsor github
92.15
20546802020 main fix read/write buffering in arrays of regfiles (#31) push 28 Dec 2025 01:11AM UTC darsor github
92.2
20546738636 main fix: correct assignment of single bit read-only storage-less fields (#33) * fix: correct assignment of single bit read-only storage-less fields * add tests for single-bit fields of all types --------- Co-authored-by: Dana Sorensen <dana.r.sore... push 28 Dec 2025 01:05AM UTC web-flow github
92.17
20540692408 main include hdl-src files in python wheel (#30) push 27 Dec 2025 03:10PM UTC darsor github
92.18
20513114033 main fix external block address width bug (#29) External regblock addr signals are now always a std_logic_vector, even when the width is 1. push 26 Dec 2025 12:35AM UTC darsor github
92.19
20511038480 main clarified upstream bugfix handling in issue template push 25 Dec 2025 09:17PM UTC web-flow github
92.29
20510926524 main fix jinja syntax error push 25 Dec 2025 09:08PM UTC darsor github
92.29
19072133657 main Single-bit std_logic to a slice (ghdl) (#28) * peakrdl-regblock-vhdl used (0 => value) when assigning single-bit std_logic to a slice, instead of (low => value), causing “choice is out of index range” when low != 0 * Fix to use to_std_logic_vect... push 04 Nov 2025 02:33PM UTC web-flow github
92.14
19057302901 main Switch to LGPLv3 license (#24) push 04 Nov 2025 03:58AM UTC web-flow github
92.14
17831916847 main Merge upstream/v1.1.1 into VHDL port push 18 Sep 2025 02:27PM UTC darsor github
92.14
See All Builds (52)
  • Repo on GitHub
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc