StanfordAHA / garnet

95%

master: 98%

LAST BUILD ON BRANCH update-config-register

branch: update-config-register

CHANGE BRANCH

x

Reset

• update-config-register
• rename-mem
• update-stub
• master
• refactor-regression-test
• directed-test-global-controller
• mem-functional-model
• top-python
• refactor-regression-tests
• memory-core-linebuffer-mode
• switch-box-directed-test-2
• add-deprecated-decorator
• update-run-verilog-sim
• improved_gc_tb
• gc_functional_model
• update-config-register-gold
• analog_reg_removal_gc
• simple-cgra-v2
• update-bv-int-vector
• switch-box-functional-model
• update-gold
• simple_pe
• add_IOs
• patch-cosa-install-intructions
• configurable-simple-pe
• hotfix-test_simple_pe-1
• wrap-pe
• fix-parsed-verilog-output
• fix_gc_coverage
• add_read_data
• simple-cgra
• init-py37
• patch-cb-regression
• add-type-maps
• simple-cgra-type_map-fix
• simple-cgra-mux-tests
• master-pin-cosa
• master-add-pe-async-reset
• simple-cgra-fix-pe-core
• simple-cgra-test-zext-wrapper
• update-simple-cb-test
• add-config-enable
• test-tile
• simple-cgra-sb-tests
• update-cosa
• old-pe-tests
• hotfix-coreir
• patch-install
• pypi-magma-mantle
• tapeout
• mem_core_connections
• mem_generator
• fix-gold
• global-signal-column
• nb_dev1
• powerdomains
• add-registers
• interconnect-abstractions
• fix_ncsim_err
• fix-mux-wrapper
• iopad
• pycodestyle
• interconnect_config
• interconnect-v2
• interconnect-v3
• test-plan
• interconnect-test
• z3
• interconnect-pipeline
• hotfix-pycodestyle
• interconnect-global-signal
• powerdomains-2
• interconnect-rename
• update_global_controller_genesis
• interconnect-top
• active_high_reset_pe
• dummy-core-instance-names
• interconnect-feature
• mem-core-features
• from-verilog-fix
• add-aoi-mux
• rm-filecmp
• interconnect-io
• interconnect-pnr
• pd-feature
• pd-passes
• interconnect-verify
• install_test
• test_pytest
• fix_tests
• migrate-gemstone-canal
• loosen-dependent-versions
• interconnect-canal
• cannal-io
• canal-features
• repair_tests
• tapeout-pd
• magma-syntax-fix
• halide-flow
• test-tests
• patch-magma-print-output
• leonardt-patch-1
• switch-canal
• update-requirements
• global_buffer
• cleanup_travis
• memory_core_impl
• archipelago
• readme_and_cleanup
• new_io
• pd-rtl
• simple_mapper
• pnr_info
• new_global_wiring
• io_core
• unified_cgra
• fix-global-buffer-errors
• late-bind-peak-rtl
• fix-gc-op-select
• global_controller_axi
• cache_genesis
• pd_pass_or
• hotfix_remote
• refactor_mapper
• pe_cache
• test_master
• hotfix-glb_param
• mapper
• reset_test
• glb_impl
• memory_core_db
• refactor_bitstream
• reg_passes
• pe_ordering

Build # 652

Build Type

Pull #86

travis-ci-com

Committed by web-flow

Commit Message

Update config register to use coreir

It uses the coreir mux implementation, which is not supported by the
Python simulator because it uses a commonlib mux which has a tuple.
The coreir simulator supports the tuple value.

Also update the config register CE logic to actually use outer most
CE.

Pull Request Pull Request #86: Update config register to use coreir

Run Details

2 of 2 new or added lines in 1 file covered. (100.0%)

440 of 464 relevant lines covered (94.83%)

0.95 hits per line