• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

stillwater-sc / universal / 34122569409
87%
master: 84%

Build:
Build:
LAST BUILD BRANCH: fix/build-aggregation
DEFAULT BRANCH: master
Ran 07 Sep 2026 01:13PM UTC
Jobs 1
Files 645
Run time 2min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

07 Sep 2026 12:34PM UTC coverage: 85.666% (+0.002%) from 85.664%
34122569409

push

github

web-flow
fix(riscv): correct dispatch order and suppress gcc path for RISC-V (#1399) (#1440)

On RISC-V GCC, both __GNUC__ and __riscv are defined. The gcc_long_double.hpp
guard fired first, applying the x87 80-bit layout to a platform that uses
IEEE binary128. Two surgical fixes:

1. Reorder includes in ieee754_longdouble.hpp: riscv before gcc

Verified on Milk-V Pioneer (SG2042, 64-core RISC-V) with GCC 13.3.0:
- UNIVERSAL_ARCH_RISCV detected correctly
- gcc path confirmed suppressed
- long_double_decoder compiles and runs

The binary128 union layout and function rewrites are left to #1399.

Co-authored-by: Paul Sherman <shermanpauldylan@gmail.com>
Co-authored-by: Gurleen Kaur <gurleen72542@gmail.com>
Co-authored-by: Theodore Omtzigt <theo@stillwater-sc.com>

43192 of 50419 relevant lines covered (85.67%)

7175667.05 hits per line

Jobs
ID Job ID Ran Files Coverage
1 34122569409.1 07 Sep 2026 01:13PM UTC 645
85.67
GitHub Action Run
Source Files on build 34122569409
  • Tree
  • List 645
  • Changed 3
  • Source Changed 2
  • Coverage Changed 1
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • Github Actions Build #34122569409
  • 409937af on github
  • Prev Build on main (#33214472562)
  • Next Build on main (#34732657399)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE TRIAL · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc