• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

kaidokert / rm32-private / 25974450342
64%
tmps: 63%

Build:
Build:
LAST BUILD BRANCH: bisect_init_changes
DEFAULT BRANCH: tmps
Ran 16 May 2026 10:20PM UTC
Jobs 1
Files 35
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

16 May 2026 10:09PM UTC coverage: 64.342%. First build
25974450342

push

github

kaidokert
Report: COMP IRQ unmask leak — latent since the port, exposed by NVIC fix

Standalone report for the porting agent and future audit.

rm32 leaves EXTI.IMR1[22] (COMP2 interrupt-enable) unmasked anytime
the motor is Armed, Disarmed, or transitioning through stop paths
(stuck rotor, desync, signal_timeout). AM32 explicitly calls
maskPhaseInterrupts() at every stop/timeout site — ~15 sites in
main.c. rm32 only masks on the LVC / IsrAction::AllOff path.

Latent while NVIC priorities were misconfigured (all collapsed to
level 0 due to a separate cortex-m-vs-CMSIS shift bug), because
Cortex-M same-priority IRQs tail-chain and don't preempt — so
comparator noise on undriven BEMF pins couldn't starve TIM6.

Surfaces immediately once NVIC priorities are honored (COMP=0
preempting TIM6=3): comparator output bouncing on noise storms
COMP_IRQ, freezes firmware in seconds. dbg_isr_tick stops advancing
at ~13 s uptime on the L431 bench.

Same latent bug exists in G071/F051/G431 COMP ISR wrappers. When
porting the NVIC priority fix to those targets, the COMP mask must
be applied at the same time — they are a single unit.

Report covers: evidence in AM32 (the 15 call sites) and rm32 (the
4 stop paths and which one masks), hardware observation at the
freeze, the fix applied to mcu_l431/interrupts.rs, three reasons
testing missed it (no hardware fault injection, no typestate, NVIC
bug hid the symptom), three recommended improvements (mask-on-stop
HAL invariant test, typestate refactor, hardware fault-injection
in harness).

4143 of 6439 relevant lines covered (64.34%)

911.08 hits per line

Jobs
ID Job ID Ran Files Coverage
1 25974450342.1 16 May 2026 10:20PM UTC 35
64.34
GitHub Action Run
Source Files on build 25974450342
  • Tree
  • List 35
  • Changed 0
  • Source Changed 0
  • Coverage Changed 0
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • Github Actions Build #25974450342
  • 86dac142 on github
  • Delete
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc