• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

PrincetonUniversity / PsyNeuLink / 23019473367
84%
master: 85%

Build:
Build:
LAST BUILD BRANCH: feat/lca/standard_output_ports_DEVEL_pec_fix
DEFAULT BRANCH: master
Ran 12 Mar 2026 08:30PM UTC
Jobs 1
Files 162
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

12 Mar 2026 07:13PM UTC coverage: 84.392% (-0.002%) from 84.394%
23019473367

push

github

davidt0x
fix: simplify output port synchronization logic in Mechanism_Base class

10436 of 13590 branches covered (76.79%)

Branch coverage included in aggregate %.

1 of 1 new or added line in 1 file covered. (100.0%)

2 existing lines in 1 file now uncovered.

36027 of 41466 relevant lines covered (86.88%)

0.87 hits per line

Uncovered Existing Lines

Lines Coverage ∆ File
2
90.34
-0.03% psyneulink/core/compositions/composition.py
Jobs
ID Job ID Ran Files Coverage
1 23019473367.1 12 Mar 2026 08:30PM UTC 162
84.39
GitHub Action Run
Source Files on build 23019473367
  • Tree
  • List 162
  • Changed 4
  • Source Changed 0
  • Coverage Changed 4
Coverage ∆ File Lines Relevant Covered Missed Hits/Line Branch Hits Branch Misses
  • Back to Repo
  • 67684a8f on github
  • Prev Build on feat/lca/standard_output_ports_DEVEL_pec_fix (#22875673712)
  • Next Build on feat/lca/standard_output_ports_DEVEL_pec_fix (#23315840788)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc