• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 21564406133
93%

Build:
DEFAULT BRANCH: master
Ran 01 Feb 2026 02:28PM UTC
Jobs 1
Files 102
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

01 Feb 2026 02:18PM UTC coverage: 92.618%. Remained the same
21564406133

push

github

nickg
Enable cloning for Verilog instances

Issue #1379

94 of 97 new or added lines in 3 files covered. (96.91%)

126 existing lines in 1 file now uncovered.

76588 of 82692 relevant lines covered (92.62%)

436605.09 hits per line

New Missed Lines in Diff

Lines Coverage ∆ File
1
94.42
-0.01% src/vlog/vlog-lower.c
2
90.95
0.01% src/elab.c

Uncovered Existing Lines

Lines Coverage ∆ File
126
96.75
0.0% src/parse.c
Jobs
ID Job ID Ran Files Coverage
1 21564406133.1 01 Feb 2026 02:28PM UTC 102
92.62
GitHub Action Run
Source Files on build 21564406133
  • Tree
  • List 102
  • Changed 4
  • Source Changed 0
  • Coverage Changed 4
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • c9799f78 on github
  • Prev Build on master (#21561834229)
  • Next Build on master (#21567935534)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc