• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 20777223686
93%

Build:
DEFAULT BRANCH: master
Ran 07 Jan 2026 09:54AM UTC
Jobs 1
Files 101
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

07 Jan 2026 09:44AM UTC coverage: 92.597% (+0.002%) from 92.595%
20777223686

push

github

nickg
Downgrade Verilog unconnected port diagnostic to a warning

Fixes #1333

18 of 19 new or added lines in 1 file covered. (94.74%)

20 existing lines in 2 files now uncovered.

75996 of 82072 relevant lines covered (92.6%)

474408.69 hits per line

New Missed Lines in Diff

Lines Coverage ∆ File
1
90.82
0.07% src/elab.c

Uncovered Existing Lines

Lines Coverage ∆ File
1
90.82
0.07% src/elab.c
19
88.76
0.06% src/vlog/vlog-udp.c
Jobs
ID Job ID Ran Files Coverage
1 20777223686.1 07 Jan 2026 09:54AM UTC 101
92.6
GitHub Action Run
Source Files on build 20777223686
  • Tree
  • List 101
  • Changed 2
  • Source Changed 0
  • Coverage Changed 2
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • 4a23f27f on github
  • Prev Build on master (#20742604169)
  • Next Build on master (#20796089872)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc