nickg / nvc / 20776929426
93%
master: 93%

LAST BUILD BRANCH: test
DEFAULT BRANCH: master
Ran
Jobs 1
Files 101
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst
coverage: 92.597% (+0.002%) from 92.595%
20776929426

push

github

nickg 
Downgrade Verilog unconnected port diagnostic to a warning

18 of 19 new or added lines in 1 file covered. (94.74%)

20 existing lines in 2 files now uncovered.

75996 of 82072 relevant lines covered (92.6%)

444900.55 hits per line

New Missed Lines in Diff

Lines Coverage ∆ File
1
90.82
 0.07% src/elab.c

Uncovered Existing Lines

Lines Coverage ∆ File
1
90.82
 0.07% src/elab.c
19
88.76
 0.06% src/vlog/vlog-udp.c
Jobs
ID Job ID Ran Files Coverage
1 20776929426.1 101
92.6
 GitHub Action Run
Source Files on build 20776929426