nickg / nvc / 19398843256
92%
master: 92%

LAST BUILD BRANCH: random-initialization
DEFAULT BRANCH: master
Ran
Jobs 1
Files 100
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst
coverage: 92.57% (-0.001%) from 92.571%
19398843256

push

github

nickg 
Refactor lowering of Verilog selects

144 of 152 new or added lines in 2 files covered. (94.74%)

74842 of 80849 relevant lines covered (92.57%)

461099.79 hits per line

Uncovered Changes

Lines Coverage ∆ File
8
94.21
 -0.01% src/vlog/vlog-lower.c
Jobs
ID Job ID Ran Files Coverage
1 19398843256.1 100
92.57
 GitHub Action Run
Source Files on build 19398843256