• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 18761630024
93%

Build:
DEFAULT BRANCH: master
Ran 23 Oct 2025 08:59PM UTC
Jobs 1
Files 100
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

23 Oct 2025 08:50PM UTC coverage: 92.576% (+0.007%) from 92.569%
18761630024

push

github

nickg
Handle typedef in Verilog function return type

9 of 9 new or added lines in 1 file covered. (100.0%)

163 existing lines in 3 files now uncovered.

74819 of 80819 relevant lines covered (92.58%)

453163.25 hits per line

Uncovered Existing Lines

Lines Coverage ∆ File
43
89.3
0.0% src/vlog/vlog-dump.c
43
76.47
1.25% src/vlog/vlog-trans.c
77
97.19
0.0% src/sem.c
Jobs
ID Job ID Ran Files Coverage
1 18761630024.1 23 Oct 2025 08:59PM UTC 100
92.58
GitHub Action Run
Source Files on build 18761630024
  • Tree
  • List 100
  • Changed 7
  • Source Changed 0
  • Coverage Changed 7
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • 41cf0044 on github
  • Prev Build on master (#18663024254)
  • Next Build on master (#18820528602)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc