• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 16692618307
93%
master: 93%

Build:
Build:
LAST BUILD BRANCH: test
DEFAULT BRANCH: master
Ran 02 Aug 2025 10:32AM UTC
Jobs 1
Files 99
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

02 Aug 2025 10:19AM UTC coverage: 92.414% (+0.01%) from 92.402%
16692618307

push

github

nickg
Run Icarus Verilog test suite in GitHub workflow

72248 of 78179 relevant lines covered (92.41%)

558434.26 hits per line

Uncovered Existing Lines

Lines Coverage ∆ File
8
94.06
-0.26% src/rt/model.c
11
95.62
0.02% src/jit/jit-llvm.c
14
97.2
0.01% src/mir/mir-node.c
22
97.03
0.08% src/vlog/vlog-lower.c
24
88.95
0.13% src/jit/jit-interp.c
77
97.34
0.03% src/jit/jit-irgen.c
Jobs
ID Job ID Ran Files Coverage
1 16692618307.1 02 Aug 2025 10:32AM UTC 99
92.41
GitHub Action Run
Source Files on build 16692618307
  • Tree
  • List 99
  • Changed 9
  • Source Changed 0
  • Coverage Changed 9
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • cbb3ce91 on github
  • Prev Build on test (#16669709596)
  • Next Build on test (#16692824303)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc