• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 16327718484
93%
master: 93%

Build:
Build:
LAST BUILD BRANCH: test
DEFAULT BRANCH: master
Ran 16 Jul 2025 06:59PM UTC
Jobs 1
Files 99
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

16 Jul 2025 07:59AM UTC coverage: 92.428% (-0.004%) from 92.432%
16327718484

push

github

nickg
Dump Verilog types in FST waveform

47 of 47 new or added lines in 4 files covered. (100.0%)

9 existing lines in 3 files now uncovered.

71704 of 77578 relevant lines covered (92.43%)

568360.41 hits per line

Uncovered Existing Lines

Lines Coverage ∆ File
1
97.3
0.0% src/jit/jit-irgen.c
3
90.28
-0.53% src/thread.c
5
89.63
-1.08% src/hash.c
Jobs
ID Job ID Ran Files Coverage
1 16327718484.1 16 Jul 2025 06:59PM UTC 99
92.43
GitHub Action Run
Source Files on build 16327718484
  • Tree
  • List 99
  • Changed 6
  • Source Changed 0
  • Coverage Changed 6
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • 630b59e3 on github
  • Prev Build on master (#16261973045)
  • Next Build on test (#16377798846)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc