SystemRDL / PeakRDL-regblock-vhdl / 14763659860
92%

DEFAULT BRANCH: main
Ran
Jobs 1
Files 43
Run time 2min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst
coverage: 91.958% (+0.002%) from 91.956%
14763659860

push

github

web-flow 
Port synthesis tests to VHDL (#18)

* update synthesis test runners for VHDL
* don't use avalon intf pkg for flattened interface

757 of 884 branches covered (85.63%)

Branch coverage included in aggregate %.

2845 of 3033 relevant lines covered (93.8%)

5.63 hits per line

Jobs
ID Job ID Ran Files Coverage
1 14763659860.1 43
91.96
 GitHub Action Run
Source Files on build 14763659860