• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 13798777898
93%

Build:
DEFAULT BRANCH: master
Ran 11 Mar 2025 09:50PM UTC
Jobs 1
Files 91
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

11 Mar 2025 08:20PM UTC coverage: 92.333% (+0.02%) from 92.318%
13798777898

push

github

nickg
Implement __FILE__ and __LINE__ in Verilog preprocessor

3 of 3 new or added lines in 1 file covered. (100.0%)

68 existing lines in 2 files now uncovered.

68139 of 73797 relevant lines covered (92.33%)

432233.27 hits per line

Uncovered Existing Lines

Lines Coverage ∆ File
3
95.86
0.05% src/vlog/vlog-dump.c
65
95.11
0.13% src/vlog/vlog-parse.c
Jobs
ID Job ID Ran Files Coverage
1 13798777898.1 11 Mar 2025 09:50PM UTC 91
92.33
GitHub Action Run
Source Files on build 13798777898
  • Tree
  • List 91
  • Changed 4
  • Source Changed 0
  • Coverage Changed 4
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • 3148e826 on github
  • Prev Build on master (#13775379932)
  • Next Build on master (#13821806931)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2025 Coveralls, Inc