• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 8030271519
93%

Build:
DEFAULT BRANCH: master
Ran 24 Feb 2024 11:46AM UTC
Jobs 1
Files 78
Run time 7s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

24 Feb 2024 11:18AM UTC coverage: 91.653% (+0.01%) from 91.64%
8030271519

push

github

nickg
Add support for Verilog supply net type. Issue #808

52104 of 56849 relevant lines covered (91.65%)

663850.94 hits per line

Jobs
ID Job ID Ran Files Coverage
1 8030271519.1 24 Feb 2024 11:46AM UTC 0
91.65
GitHub Action Run
Source Files on build 8030271519
Detailed source file information is not available for this build.
  • Back to Repo
  • 0f928f15 on github
  • Prev Build on master (#8022925649)
  • Next Build on master (#8040255646)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc