• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

phanrahan / magma / 2176
74%
master: 75%

Build:
Build:
LAST BUILD BRANCH: hwtypes2
DEFAULT BRANCH: master
Ran 25 Oct 2019 06:35PM UTC
Jobs 3
Files 192
Run time 17min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

pending completion
2176

Pull #462

travis-ci

web-flow
Revert "Switch to mainline pyverilog"

This reverts commit 5d3125fb0.

This commit adds back requirements.txt so we can point to our forked
version of pyverilog.
Pull Request #462: Parse n-d array types in verilog ports

15 of 15 new or added lines in 1 file covered. (100.0%)

13227 of 17739 relevant lines covered (74.56%)

0.75 hits per line

Jobs
ID Job ID Ran Files Coverage
1 2176.1 25 Oct 2019 06:47PM UTC 0
74.56
Travis Job 2176.1
2 2176.2 25 Oct 2019 06:50PM UTC 0
Travis Job 2176.2
3 2176.3 25 Oct 2019 06:53PM UTC 0
Travis Job 2176.3
Source Files on build 2176
Detailed source file information is not available for this build.
  • Back to Repo
  • Travis Build #2176
  • Pull Request #462
  • PR Base - master (#2172)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc