• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

Nic30 / hdlConvertorAst / 75 / 2
56%
master: 56%

Build:
DEFAULT BRANCH: master
Ran 12 Nov 2020 08:14AM UTC
Files 73
Run time 14s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

12 Nov 2020 07:53AM UTC coverage: 60.316% (-0.8%) from 61.1%
DO_DELPLOY=1 CODE_COVERAGE=1

push

travis-ci

Nic30
verilog_to_hwt propopulate_verilog_builtins

2555 of 4236 relevant lines covered (60.32%)

0.6 hits per line

Source Files on job 75.2 (DO_DELPLOY=1 CODE_COVERAGE=1)
  • Tree
  • List 0
  • Changed 15
  • Source Changed 15
  • Coverage Changed 14
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 53
  • Travis Job 75.2
  • 4f4b0014 on github
  • Prev Job for DO_DELPLOY=1 CODE_COVERAGE=1 on master (#66.2)
  • Next Job for DO_DELPLOY=1 CODE_COVERAGE=1 on master (#76.2)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc