SystemRDL / systemrdl-compiler / 317 / 1

92%

main: 91%

push

travis-ci

Implement Verilog Preprocessor. Reworked source reference insfrastructure. #41

1074 of 1388 branches covered (77.38%)

Branch coverage included in aggregate %.

4253 of 4774 relevant lines covered (89.09%)

0.89 hits per line