SystemRDL / systemrdl-compiler / 317 / 3
92%
main: 95%

LAST BUILD BRANCH: add-py.typed-to-manifest
DEFAULT BRANCH: main
Ran
Files 33
Run time 6s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst
coverage: 86.433% (+1.2%) from 85.266%
CIBW_SKIP="cp27-* *macosx_10_6*" SYSTEMRDL_REQUIRE_BINARY_BUILD=

push

travis-ci

amykyta3 
Implement Verilog Preprocessor. Reworked source reference insfrastructure. #41

1074 of 1388 branches covered (77.38%)

Branch coverage included in aggregate %.

4252 of 4774 relevant lines covered (89.07%)

0.89 hits per line

Source Files on job 317.3 (CIBW_SKIP="cp27-* *macosx_10_6*" SYSTEMRDL_REQUIRE_BINARY_BUILD=)